Sciweavers

2703 search results - page 385 / 541
» Optimizing memory transactions
Sort
View
143
Voted
ICRA
2005
IEEE
117views Robotics» more  ICRA 2005»
15 years 9 months ago
CBUG: A Quadratically Competitive Mobile Robot Navigation Algorithm
Abstract This paper is concerned with the problem where a mobile robot of size D has to navigate to a target in an unknown planar environment. The competitiveness of an on-line nav...
Yoav Gabriely, Elon Rimon
118
Voted
GECCO
2005
Springer
204views Optimization» more  GECCO 2005»
15 years 9 months ago
Modeling systems with internal state using evolino
Existing Recurrent Neural Networks (RNNs) are limited in their ability to model dynamical systems with nonlinearities and hidden internal states. Here we use our general framework...
Daan Wierstra, Faustino J. Gomez, Jürgen Schm...
123
Voted
CF
2010
ACM
15 years 8 months ago
Enabling a highly-scalable global address space model for petascale computing
Over the past decade, the trajectory to the petascale has been built on increased complexity and scale of the underlying parallel architectures. Meanwhile, software developers hav...
Vinod Tipparaju, Edoardo Aprà, Weikuan Yu, ...
136
Voted
JAVA
2001
Springer
15 years 8 months ago
Core semantics of multithreaded Java
Java has integrated multithreading to a far greater extent than most programming languages. It is also one of the only languages that specifies and requires safety guarantees for...
Jeremy Manson, William Pugh
118
Voted
MICRO
2000
IEEE
98views Hardware» more  MICRO 2000»
15 years 8 months ago
The store-load address table and speculative register promotion
Register promotion is an optimization that allocates a value to a register for a region of its lifetime where it is provably not aliased. Conventional compiler analysis cannot alw...
Matt Postiff, David Greene, Trevor N. Mudge