Sciweavers

2703 search results - page 393 / 541
» Optimizing memory transactions
Sort
View
163
Voted
ISPASS
2010
IEEE
15 years 10 months ago
Demystifying GPU microarchitecture through microbenchmarking
—Graphics processors (GPU) offer the promise of more than an order of magnitude speedup over conventional processors for certain non-graphics computations. Because the ften prese...
Henry Wong, Misel-Myrto Papadopoulou, Maryam Sadoo...
129
Voted
NCA
2009
IEEE
15 years 10 months ago
A Distributed Algorithm for Web Content Replication
—Web caching and replication techniques increase accessibility of Web contents and reduce Internet bandwidth requirements. In this paper, we are considering the replica placement...
Sharrukh Zaman, Daniel Grosu
DATE
2008
IEEE
115views Hardware» more  DATE 2008»
15 years 10 months ago
Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking
Run-time reconfigurable logic is a very attractive alterative in the design of SoC. However, configuration overhead can largely decrease the system performance. In this work, we p...
Yang Qu, Juha-Pekka Soininen, Jari Nurmi
120
Voted
IWNAS
2008
IEEE
15 years 10 months ago
Software Barrier Performance on Dual Quad-Core Opterons
Multi-core processors based SMP servers have become building blocks for Linux clusters in recent years because they can deliver better performance for multi-threaded programs thro...
Jie Chen, William A. Watson III
SCAM
2008
IEEE
15 years 10 months ago
Fast and Precise Points-to Analysis
—Many software engineering applications require points-to analysis. Client applications range from optimizing compilers to program development and testing environments to reverse...
Jonas Lundberg, Tobias Gutzmann, Welf Löwe