2703 search results - page 412 / 541 » Optimizing memory transactions |
143
Voted
MMS
2000
15 years 3 months ago
2000
Excessive buffer requirement to handle continuous-media playbacks is an impediment to costeffective provisioning for on-line video retrieval. Given the skewed distribution of video...
128
Voted
TIT
2010
14 years 10 months ago
2010
Floating codes are codes designed to store multiple values in a Write Asymmetric Memory, with applications to flash memory. In this model, a memory consists of a block of n cells, ...
136
Voted
HPCA
2011
IEEE
14 years 7 months ago
2011
IEEE
Traditional architectural designs are normally focused on CPUs and have been often decoupled from I/O considerations. They are inefficient for high-speed network processing with a...
181
Voted
HIPEAC
2011
Springer
14 years 3 months ago
2011
Springer
In chip multiprocessors (CMPs), data accesslatency dependson the memory hierarchy organization, the on-chip interconnect (NoC), and the running workload. Reducing data access late...
152
click to vote
SDM
2009
SIAM
16 years 18 days ago
2009
SIAM
Large amounts of remotely sensed data calls for data mining techniques to fully utilize their rich information content. In this paper, we study new means of discovery and summariz...