Sciweavers

2703 search results - page 468 / 541
» Optimizing memory transactions
Sort
View
104
Voted
ISQED
2005
IEEE
98views Hardware» more  ISQED 2005»
15 years 6 months ago
Wire Planning with Bounded Over-the-Block Wires
Hierarchical approach greatly facilitates large-scale chip design by hiding distracting details in low-level objects. However, the lowlevel designs have to have a global view of h...
Hua Xiang, I-Min Liu, Martin D. F. Wong
130
Voted
SC
2005
ACM
15 years 6 months ago
Performance Modeling and Tuning Strategies of Mixed Mode Collective Communications
On SMP clusters, mixed mode collective MPI communications, which use shared memory communications within SMP nodes and point-to-point communications between SMP nodes, are more e...
Meng-Shiou Wu, Ricky A. Kendall, Kyle Wright, Zhao...
DCOSS
2005
Springer
15 years 6 months ago
A Local Facility Location Algorithm for Sensor Networks
In this paper we address a well-known facility location problem (FLP) in a sensor network environment. The problem deals with finding the optimal way to provide service to a (poss...
Denis Krivitski, Assaf Schuster, Ran Wolff
ECML
2005
Springer
15 years 6 months ago
Model-Based Online Learning of POMDPs
Abstract. Learning to act in an unknown partially observable domain is a difficult variant of the reinforcement learning paradigm. Research in the area has focused on model-free m...
Guy Shani, Ronen I. Brafman, Solomon Eyal Shimony
ESTIMEDIA
2005
Springer
15 years 6 months ago
Scratchpad Sharing Strategies for Multiprocess Embedded Systems: A First Approach
Portable embedded systems require diligence in managing their energy consumption. Thus, power efficient processors coupled with onchip memories (e.g. caches, scratchpads) are the...
Manish Verma, Klaus Petzold, Lars Wehmeyer, Heiko ...