Sciweavers

2703 search results - page 476 / 541
» Optimizing memory transactions
Sort
View
106
Voted
HPCA
2000
IEEE
15 years 5 months ago
Register Organization for Media Processing
Processor architectures with tens to hundreds of arithmetic units are emerging to handle media processing applications. These applications, such as image coding, image synthesis, ...
Scott Rixner, William J. Dally, Brucek Khailany, P...
83
Voted
ITICSE
2010
ACM
15 years 5 months ago
The SOM family: virtual machines for teaching and research
This paper introduces the SOM (Simple Object Machine) family of virtual machine (VM) implementations, a collection of VMs for the same Smalltalk dialect addressing students at diļ...
Michael Haupt, Robert Hirschfeld, Tobias Pape, Gre...
HCW
1999
IEEE
15 years 5 months ago
A Unified Resource Scheduling Framework for Heterogeneous Computing Environments
A major challenge in Metacomputing Systems (Computational Grids) is to effectively use their shared resources, such as compute cycles, memory, communication network, and data repo...
Ammar H. Alhusaini, Viktor K. Prasanna, Cauligi S....
ICCAD
1999
IEEE
84views Hardware» more  ICCAD 1999»
15 years 5 months ago
Power minimization using system-level partitioning of applications with quality of service requirements
Design systems to provide various quality of service (QoS) guarantees has received a lot of attentions due to the increasing popularity of real-time multimedia and wireless commun...
Gang Qu, Miodrag Potkonjak
ICPP
1999
IEEE
15 years 5 months ago
SLC: Symbolic Scheduling for Executing Parameterized Task Graphs on Multiprocessors
Task graph scheduling has been found effective in performance prediction and optimization of parallel applications. A number of static scheduling algorithms have been proposed for...
Michel Cosnard, Emmanuel Jeannot, Tao Yang