2048 search results - page 118 / 410 » Optimizing pipelines for power and performance |
ICCAD
2005
IEEE
15 years 10 months ago
2005
IEEE
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
81
Voted
ARITH
2003
IEEE
15 years 7 months ago
2003
IEEE
We propose a split array multiplier organized in a left-to-right leapfrog (LRLF) structure with reduced delay compared to conventional array multipliers. Moreover, the proposed de...
128
click to vote
CASES
2006
ACM
15 years 5 months ago
2006
ACM
When integrating software threads together to boost performance on a processor with instruction-level parallel processing support, it is rarely clear which code regions should be ...
135
click to vote
TIT
2002
15 years 1 months ago
2002
We consider direct sequence code division multiple access (DS-CDMA), modeling interference from users communicating with neighboring base stations by additive colored noise. We con...
144
click to vote
DAC
1999
ACM
16 years 2 months ago
1999
ACM
In embedded system design, the designer has to choose an onchip memory configuration that is suitable for a specific application. To aid in this design choice, we present a memory...