2048 search results - page 48 / 410 » Optimizing pipelines for power and performance |
ITNG
2007
IEEE
15 years 6 months ago
2007
IEEE
A programmable vector processor and its implementation with a field-programmable gate array (FPGA) are presented. This processor is composed of a vector core and a tightly couple...
105
click to vote
CSREAESA
2004
15 years 1 months ago
2004
To perform digital logic in CMOS in a truly adiabatic (asymptotically thermodynamically reversible) fashion requires that logic transitions be driven by a quasitrapezoidal (flat-t...
106
click to vote
CC
2008
Springer
15 years 1 months ago
2008
Springer
Heterogeneous multi-core and streaming architectures such as the GPU, Cell, ClearSpeed, and Imagine processors have better power/ performance ratios and memory bandwidth than tradi...
WCNC
2010
IEEE
15 years 3 months ago
2010
IEEE
—We study the problem of optimizing the symbol error probability (SEP) performance of cluster-based cooperative wireless sensor networks (WSNs). It is shown in the literature tha...
109
click to vote
GLVLSI
1998
IEEE
15 years 4 months ago
1998
IEEE
With the increased clock frequency of modern, high-performance processors over 500 MHz, in some cases, limiting the power dissipation has become the most stringent design target. ...