Sciweavers

2048 search results - page 78 / 410
» Optimizing pipelines for power and performance
Sort
View
123
Voted
MOBICOM
1999
ACM
15 years 6 months ago
Optimizing the End-to-End Performance of Reliable Flows Over Wireless Links
We present the results of a performance evaluation of link layer error recovery over wireless links. Our analysis is based upon a case study of the circuit-switched data service i...
Reiner Ludwig, Almudena Konrad, Anthony D. Joseph
ICCAD
2005
IEEE
127views Hardware» more  ICCAD 2005»
15 years 10 months ago
Flip-flop insertion with shifted-phase clocks for FPGA power reduction
— Although the LUT (look-up table) size of FPGAs has been optimized for general applications, complicated designs may contain a large number of cascaded LUTs between flip-flops...
Hyeonmin Lim, Kyungsoo Lee, Youngjin Cho, Naehyuck...
IPPS
2005
IEEE
15 years 7 months ago
Broadcast Trees for Heterogeneous Platforms
In this paper, we deal with broadcasting on heterogeneous platforms. Typically, the message to be broadcast is split into several slices, which are sent by the source processor in...
Olivier Beaumont, Loris Marchal, Yves Robert
HCW
2000
IEEE
15 years 6 months ago
A Heuristic Algorithm for Mapping Communicating Tasks on Heterogeneous Resources
A heuristic algorithm that maps data-processing tasks onto heterogeneous resources (i.e., processors and links of various capacities) is presented. The algorithm tries to achieve ...
Kenjiro Taura, Andrew A. Chien
VEE
2012
ACM
187views Virtualization» more  VEE 2012»
13 years 9 months ago
DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support
Dynamic Binary Translators (DBT) and Dynamic Binary Optimization (DBO) by software are used widely for several reasons including performance, design simplification and virtualiza...
Demos Pavlou, Enric Gibert, Fernando Latorre, Anto...