Sciweavers

1990 search results - page 102 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
ICCD
2004
IEEE
106views Hardware» more  ICCD 2004»
16 years 1 months ago
Energy Characterization of Hardware-Based Data Prefetching
This paper evaluates several hardware-based data prefetching techniques from an energy perspective, and explores their energy/performance tradeoffs. We present detailed simulation...
Yao Guo, Saurabh Chheda, Israel Koren, C. Mani Kri...
FAST
2007
15 years 5 months ago
Nache: Design and Implementation of a Caching Proxy for NFSv4
In this paper, we present Nache, a caching proxy for NFSv4 that enables a consistent cache of a remote NFS server to be maintained and shared across multiple local NFS clients. Na...
Ajay Gulati, Manoj Naik, Renu Tewari
139
Voted
CASES
2003
ACM
15 years 9 months ago
Compiler optimization and ordering effects on VLIW code compression
Code size has always been an important issue for all embedded applications as well as larger systems. Code compression techniques have been devised as a way of battling bloated co...
Montserrat Ros, Peter Sutton
MICRO
2000
IEEE
68views Hardware» more  MICRO 2000»
15 years 8 months ago
Efficient checker processor design
The design and implementation of a modern microprocessor creates many reliability challenges. Designers must verify the correctness of large complex systems and construct implemen...
Saugata Chatterjee, Christopher T. Weaver, Todd M....
TJS
2002
160views more  TJS 2002»
15 years 3 months ago
Adaptive Optimizing Compilers for the 21st Century
Historically, compilers have operated by applying a fixed set of optimizations in a predetermined order. We call such an ordered list of optimizations a compilation sequence. This...
Keith D. Cooper, Devika Subramanian, Linda Torczon