Sciweavers

1990 search results - page 115 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
IISWC
2009
IEEE
15 years 11 months ago
Understanding PARSEC performance on contemporary CMPs
PARSEC is a reference application suite used in industry and academia to assess new Chip Multiprocessor (CMP) designs. No investigation to date has profiled PARSEC on real hardwa...
Major Bhadauria, Vincent M. Weaver, Sally A. McKee
ICCD
2002
IEEE
141views Hardware» more  ICCD 2002»
16 years 1 months ago
Embedded Operating System Energy Analysis and Macro-Modeling
A large and increasing number of modern embedded systems are subject to tight power/energy constraints. It has been demonstrated that the operating system (OS) can have a signifi...
Tat Kee Tan, Anand Raghunathan, Niraj K. Jha
ITCC
2000
IEEE
15 years 8 months ago
A Unified Derivation of Operational Matrices for Integration in Systems Analysis
Using the operational matrix of an orthogonal function to perform integration for solving, identifying and optimizing a linear dynamic system has several advantages: (1) the metho...
Jiunn-lin Wu, Chin-hsing Chen, Chih-fan Chen
DAC
1994
ACM
15 years 8 months ago
MIST - A Design Aid for Programmable Pipelined Processors
-- In this paper, a tool to aid pipelined processor instruction set implementation is described. The purpose of the tool is to choose from among design alternatives a design that m...
Albert E. Casavant
HPCA
2008
IEEE
16 years 4 months ago
Cluster-level feedback power control for performance optimization
Power control is becoming a key challenge for effectively operating a modern data center. In addition to reducing operating costs, precisely controlling power consumption is an es...
Xiaorui Wang, Ming Chen