1990 search results - page 117 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
134
click to vote
VLDB
1997
ACM
15 years 8 months ago
1997
ACM
Abstract. Recent results in the Rio project at the University of Michigan show that it is possible to create an area of main memory that is as safe as disk from operating system cr...
224
click to vote
VLDB
2002
ACM
16 years 4 months ago
2002
ACM
Relational database systems have traditionally optimized for I/O performance and organized records sequentially on disk pages using the N-ary Storage Model (NSM) (a.k.a., slotted ...
120
click to vote
ASPLOS
2006
ACM
15 years 10 months ago
2006
ACM
Current taint checking architectures monitor tainted data usage mainly with control transfer instructions. An alarm is raised once the program counter becomes tainted. However, su...
180
click to vote
SIGMETRICS
1996
ACM
15 years 8 months ago
1996
ACM
This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simul...
121
click to vote
ICS
2003
Tsinghua U.
15 years 9 months ago
2003
Tsinghua U.
Cache behavior modeling is an important part of modern optimizing compilers. In this paper we present a method to estimate the number of cache misses, at compile time, using a mac...