Sciweavers

1990 search results - page 121 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
CGO
2009
IEEE
15 years 11 months ago
Reducing Memory Ordering Overheads in Software Transactional Memory
—Most research into high-performance software transactional memory (STM) assumes that transactions will run on a processor with a relatively strict memory model, such as Total St...
Michael F. Spear, Maged M. Michael, Michael L. Sco...
FAST
2004
15 years 5 months ago
Integrating Portable and Distributed Storage
We describe a technique called lookaside caching that combines the strengths of distributed file systems and portable storage devices, while negating their weaknesses. In spite of...
Niraj Tolia, Jan Harkes, Michael Kozuch, Mahadev S...
SASP
2008
IEEE
183views Hardware» more  SASP 2008»
15 years 10 months ago
Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor
Different approaches have been proposed over the years for automatically transforming High-Level-Languages (HLL) descriptions of applications into custom hardware implementations. ...
Alexandros Papakonstantinou, Deming Chen, Wen-mei ...
VLSID
2006
IEEE
142views VLSI» more  VLSID 2006»
16 years 4 months ago
Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors
- Security protocols, such as IPSec and SSL, are being increasingly deployed in the context of networked embedded systems. The resource-constrained nature of embedded systems and, ...
Nachiketh R. Potlapally, Srivaths Ravi, Anand Ragh...
IISWC
2006
IEEE
15 years 10 months ago
An Architectural Characterization Study of Data Mining and Bioinformatics Workloads
— Data mining is the process of automatically finding implicit, previously unknown, and potentially useful information from large volumes of data. Recent advances in data extrac...
Berkin Özisikyilmaz, Ramanathan Narayanan, Jo...