Sciweavers

1990 search results - page 152 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
ASAP
2007
IEEE
123views Hardware» more  ASAP 2007»
15 years 11 months ago
A memcpy Hardware Accelerator Solution for Non Cache-line Aligned Copies
In this paper, we present a hardware solution to perform non cache-line aligned memory copies allowing the commonly used memcpy function to cope with word copies. The main purpose...
Filipa Duarte, Stephan Wong
ATAL
2005
Springer
15 years 10 months ago
An agent-based approach for managing symbiotic simulation of semiconductor assembly and test operation
The rapid changing business environment of high-tech asset intensive enterprises such as semiconductor manufacturing constantly drives production managers to look for better solut...
Malcolm Yoke-Hean Low, Kong Wei Lye, Peter Lenderm...
DMSN
2010
ACM
15 years 2 months ago
Processing nested complex sequence pattern queries over event streams
Complex event processing (CEP) has become increasingly important for tracking and monitoring applications ranging from health care, supply chain management to surveillance. These ...
Mo Liu, Medhabi Ray, Elke A. Rundensteiner, Daniel...
HPCA
1999
IEEE
15 years 8 months ago
Impulse: Building a Smarter Memory Controller
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse supports application-specific optimizations through...
John B. Carter, Wilson C. Hsieh, Leigh Stoller, Ma...
USENIX
2004
15 years 5 months ago
Making the "Box" Transparent: System Call Performance as a First-Class Result
For operating system intensive applications, the ability of designers to understand system call performance behavior is essential to achieving high performance. Conventional perfo...
Yaoping Ruan, Vivek S. Pai