Sciweavers

1990 search results - page 165 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
112
Voted
ISNN
2005
Springer
15 years 10 months ago
A SIMD Neural Network Processor for Image Processing
Abstract. Artificial Neural Networks (ANNs) and image processing requires massively parallel computation of simple operator accompanied by heavy memory access. Thus, this type of ...
Dongsun Kim, Hyunsik Kim, Hongsik Kim, Gunhee Han,...
ICAC
2006
IEEE
15 years 10 months ago
Towards Autonomic Grid Data Management with Virtualized Distributed File Systems
Grid data management is a challenging task because of the heterogeneous, dynamic and largescale nature of Grid environments. This paper proposes an autonomic Grid data management ...
Ming Zhao 0002, Jing Xu, Renato J. O. Figueiredo
ICS
1995
Tsinghua U.
15 years 8 months ago
Optimum Modulo Schedules for Minimum Register Requirements
Modulo scheduling is an e cient technique for exploiting instruction level parallelism in a variety of loops, resulting in high performance code but increased register requirement...
Alexandre E. Eichenberger, Edward S. Davidson, San...
ICOIN
2005
Springer
15 years 10 months ago
DINPeer: Optimized P2P Communication Network
In this paper, we propose DINPeer middleware to overcome limitations in current peer-to-peer (P2P) overlay systems. DINPeer exploits a spiral-ring method to discover an inner ring ...
Huaqun Guo, Lek Heng Ngoh, Wai-Choong Wong, Ligang...
VLSID
2001
IEEE
144views VLSI» more  VLSID 2001»
16 years 5 months ago
Next Generation Network Processors
Networking hardware manufacturers face the dual demands of supporting ever increasing bandwidth requirements, while also delivering new features, such as the ability to implement ...
Deepak Kataria