Sciweavers

1990 search results - page 193 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
ETFA
2008
IEEE
15 years 11 months ago
Pinpointing interrupts in embedded real-time systems using context checksums
When trying to track down bugs using cyclic debugging, the ability to correctly reproduce executions is imperative. In sequential, deterministic, non-real-time software, this repr...
Daniel Sundmark, Henrik Thane
MICRO
2010
IEEE
140views Hardware» more  MICRO 2010»
15 years 2 months ago
Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories
Emerging non-volatile memory technologies such as phase change memory (PCM) promise to increase storage system performance by a wide margin relative to both conventional disks and ...
Adrian M. Caulfield, Arup De, Joel Coburn, Todor I...
ISCA
2011
IEEE
294views Hardware» more  ISCA 2011»
14 years 8 months ago
Moguls: a model to explore the memory hierarchy for bandwidth improvements
In recent years, the increasing number of processor cores and limited increases in main memory bandwidth have led to the problem of the bandwidth wall, where memory bandwidth is b...
Guangyu Sun, Christopher J. Hughes, Changkyu Kim, ...
USENIX
2008
15 years 7 months ago
A Dollar from 15 Cents: Cross-Platform Management for Internet Services
As Internet services become ubiquitous, the selection and management of diverse server platforms now affects the bottom line of almost every firm in every industry. Ideally, such ...
Christopher Stewart, Terence Kelly, Alex Zhang, Ka...
PDPTA
2007
15 years 6 months ago
Suppressing Independent Loops in Packing/Unpacking Loop Nest to Reduce Message Size for Message-passing Code
- In this paper we experiment with two optimization techniques we are considering implementing in a parallelizing compiler that generates parallel code for a distributed-memory sys...
P. Jerry Martin, Clayton S. Ferner