1990 search results - page 201 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
193
Voted
SIGMETRICS
2008
ACM
15 years 4 months ago
2008
ACM
Memory trace analysis is an important technology for architecture research, system software (i.e., OS, compiler) optimization, and application performance improvements. Many appro...
150
click to vote
LCPC
2009
Springer
15 years 9 months ago
2009
Springer
The advent of multicores presents a promising opportunity for exploiting fine grained parallelism present in programs. Programs parallelized in the above fashion, typically involv...
123
click to vote
WIESS
2000
15 years 6 months ago
2000
As IPC mechanisms become faster, stub-code efficiency becomes a performance issue for local client/server RPCs and inter-component communication. Inefficient and unnecessary compl...
154
Voted
PDP
2010
IEEE
15 years 9 months ago
2010
IEEE
The increasing numbers of cores, shared caches and memory nodes within machines introduces a complex hardware topology. High-performance computing applications now have to carefull...
152
click to vote
ICRA
2010
IEEE
15 years 3 months ago
2010
IEEE
— This work addresses the task of designing the optimal survey route that an autonomous underwater vehicle (AUV) should take in mine countermeasures (MCM) operations. It is assum...