1990 search results - page 246 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
143
click to vote
MICRO
2007
IEEE
15 years 11 months ago
2007
IEEE
As silicon process technology scales deeper into the nanometer regime, hardware defects are becoming more common. Such defects are bound to hinder the correct operation of future ...
151
click to vote
ICS
2005
Tsinghua U.
15 years 10 months ago
2005
Tsinghua U.
Excessive power consumption is becoming a major barrier to extracting the maximum performance from high-performance parallel systems. Therefore, techniques oriented towards reduci...
142
click to vote
SIGMETRICS
2005
ACM
15 years 10 months ago
2005
ACM
- Since many Web applications employ a multi-tier architecture, in this paper, we focus on the problem of analytically modeling the behavior of such applications. We present a mode...
176
click to vote
VEE
2010
ACM
15 years 11 months ago
2010
ACM
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
155
Voted
CSREAESA
2010
15 years 2 months ago
2010
Component-based operating systems enable embedded systems to adapt system policies, mechanisms, and abstractions to the specific workloads and contexts of each system. The scope o...