Sciweavers

1990 search results - page 264 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
139
Voted
DATE
2006
IEEE
113views Hardware» more  DATE 2006»
15 years 10 months ago
Automatic ADL-based operand isolation for embedded processors
Cutting-edge applications of future embedded systems demand highest processor performance with low power consumption to get acceptable battery-life times. Therefore, low power opt...
Anupam Chattopadhyay, B. Geukes, David Kammler, Er...
CN
2004
109views more  CN 2004»
15 years 4 months ago
Modeling correlations in web traces and implications for designing replacement policies
A number of web cache-related algorithms, such as replacement and prefetching policies, rely on specific characteristics present in the sequence of requests for efficient performa...
Konstantinos Psounis, An Zhu, Balaji Prabhakar, Ra...
USENIX
2001
15 years 5 months ago
Page Replacement in Linux 2.4 Memory Management
While the virtual memory management in Linux 2.2 has decent performance for many workloads, it suffers from a number of problems. The first part of this paper contains a descripti...
Rik van Riel
GECCO
2004
Springer
150views Optimization» more  GECCO 2004»
15 years 9 months ago
Parameter Adaptation within Co-adaptive Learning Classifier Systems
The authors propose a co-adaptive approach to controlling parameters for coevolution-based learning classifier systems. By taking advantage of the on-line incremental learning capa...
Chung-Yuan Huang, Chuen-Tsai Sun
ASPLOS
2012
ACM
14 years 5 days ago
Comprehensive kernel instrumentation via dynamic binary translation
Dynamic binary translation (DBT) is a powerful technique that enables fine-grained monitoring and manipulation of an existing program binary. At the user level, it has been emplo...
Peter Feiner, Angela Demke Brown, Ashvin Goel