1990 search results - page 54 / 398 » Optimizing the Instruction Cache Performance of the Operatin... |
147
click to vote
ICESS
2007
Springer
15 years 10 months ago
2007
Springer
Compact code generation is very important for an embedded system that has to be implemented on a chip with a severely limited amount of size. Even though on-chip data memory optimi...
135
Voted
ICS
2005
Tsinghua U.
15 years 9 months ago
2005
Tsinghua U.
We propose an organization for the on-chip memory system of a chip multiprocessor, in which 16 processors share a 16MB pool of 256 L2 cache banks. The L2 cache is organized as a n...
150
Voted
SIGMETRICS
2010
ACM
15 years 4 months ago
2010
ACM
Sharing content over a mobile network through opportunistic contacts has recently received considerable attention. In proposed scenarios, users store content they download in a lo...
141
Voted
DSD
2010
IEEE
15 years 4 months ago
2010
IEEE
Abstract—Resizable caches can trade-off capacity for access speed to dynamically match the needs of the workload. In Simultaneous Multi-Threaded (SMT) cores, the caching needs ca...
140
click to vote
APCSAC
2006
IEEE
15 years 9 months ago
2006
IEEE
This paper describes a new on-demand wakeup prediction policy for instruction cache leakage control that achieves better leakage savings than prior policies, and avoids the perform...