Sciweavers

1990 search results - page 90 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
ISCAS
2005
IEEE
164views Hardware» more  ISCAS 2005»
15 years 9 months ago
A 3-way SIMD engine for programmable triangle setup in embedded 3D graphics hardware
—A triangle setup engine (TSE) generates setup parameters for rasterization in 3D graphics hardware. Since the TSE must be flexible for various embedded systems, a programmable T...
Kyusik Chung, Donghyun Kim, Lee-Sup Kim
ICMCS
2005
IEEE
75views Multimedia» more  ICMCS 2005»
15 years 9 months ago
Optimizing Prefetch in a Residential Gateway with Networked Storage Systems
VOD services require the storage system support with multiple disks. SCSI-based systems are usual choices. However, disks can be attached directly to networks these days. Fiber Ch...
Eunsam Kim, Jonathan C. L. Liu
154
Voted
CF
2011
ACM
14 years 4 months ago
Hybrid high-performance low-power and ultra-low energy reliable caches
Ubiquitous computing has become a very popular paradigm. The most suitable technological solution for those systems consists of using hybrid processors able to operate at high vol...
Bojan Maric, Jaume Abella, Francisco J. Cazorla, M...
CIKM
2007
Springer
15 years 10 months ago
Optimal proactive caching in peer-to-peer network: analysis and application
As a promising new technology with the unique properties like high efficiency, scalability and fault tolerance, Peer-toPeer (P2P) technology is used as the underlying network to b...
Weixiong Rao, Lei Chen 0002, Ada Wai-Chee Fu, Ying...
IPPS
2006
IEEE
15 years 10 months ago
Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems
High-performance multiprocessor systems built around out-of-order processors with aggressive branch predictors execute many memory references that turn out to be on a mispredicted...
Resit Sendag, Ayse Yilmazer, Joshua J. Yi, Augustu...