Sciweavers

3 search results - page 1 / 1
» Optimizing thread throughput for multithreaded workloads on ...
Sort
View
HIPEAC
2011
Springer
14 years 3 days ago
NoC-aware cache design for multithreaded execution on tiled chip multiprocessors
In chip multiprocessors (CMPs), data accesslatency dependson the memory hierarchy organization, the on-chip interconnect (NoC), and the running workload. Reducing data access late...
Ahmed Abousamra, Alex K. Jones, Rami G. Melhem
196
Voted
GECCO
2009
Springer
192views Optimization» more  GECCO 2009»
14 years 10 months ago
Improving SMT performance: an application of genetic algorithms to configure resizable caches
Simultaneous Multithreading (SMT) is a technology aimed at improving the throughput of the processor core by applying Instruction Level Parallelism (ILP) and Thread Level Parallel...
Josefa Díaz, José Ignacio Hidalgo, F...