Sciweavers

1063 search results - page 156 / 213
» Order and Negation as Failure
Sort
View
ISQED
2008
IEEE
154views Hardware» more  ISQED 2008»
15 years 6 months ago
Error Protected Data Bus Inversion Using Standard DRAM Components
Off-chip communication consumes a significant part of main memory system power. Existing solutions imply the use of specialized memories or assume error free environments. This i...
Maurizio Skerlj, Paolo Ienne
NOMS
2008
IEEE
15 years 6 months ago
Monitoring scheduling for home gateways
— In simple and monolithic systems such as our current home gateways, monitoring is often overlooked: the home user can only reboot the gateway when there is a problem. In next-g...
Stéphane Frénot, Yvan Royon, Pierre ...
RTCSA
2008
IEEE
15 years 6 months ago
Providing Memory QoS Guarantees for Real-Time Applications
Nowadays, systems often integrate a variety of applications whose service requirements are heterogeneous. Consequently, systems must be able to concurrently serve applications whi...
Audrey Marchand, Patricia Balbastre, Ismael Ripoll...
TRIDENTCOM
2008
IEEE
15 years 6 months ago
On the use of SHIM6 for mobility support in IMS networks
—The future of network communications is moving towards deployment of an all-IP core network. This has given rise to many devices hitting the market equipped with multiple networ...
John Ronan, Sasitharan Balasubramaniam, Adnan K. K...
BROADNETS
2007
IEEE
15 years 6 months ago
Monitoring and alarm management in transparent optical networks
—Rapid fault identification and localization in optical networks are crucial due to high data rates. These problems are more challenging than in traditional electronic networks ...
Sava Stanic, Gokhan Sahin, Hongsik Choi, Suresh Su...