3735 search results - page 621 / 747 » Order compression schemes |
APCSAC
2003
IEEE
15 years 6 months ago
2003
IEEE
The StrongARM processor features virtually-addressed caches and a TLB without address-space tags. A naive implementation therefore requires flushing of all CPU caches and the TLB ...
CODES
2003
IEEE
15 years 6 months ago
2003
IEEE
The focus of this work is on utilizing the state of objects during their lifespan in optimizing the leakage energy consumed in the data caches when executing embedded Java applica...
91
Voted
INFOCOM
2003
IEEE
15 years 6 months ago
2003
IEEE
— Existing peer-to-peer search networks generally fall into two categories: Gnutella-style systems that use arbitrary topology and rely on controlled flooding for search, and sy...
107
Voted
IOLTS
2003
IEEE
15 years 6 months ago
2003
IEEE
On-chip global interconnections in very deep submicron technology (VDSM) ICs are becoming more sensitive and prone to errors caused by power supply noise, crosstalk noise, delay v...
IPPS
2003
IEEE
15 years 6 months ago
2003
IEEE
While prefetch has proven itself useful for reducing cache misses in multiprocessors, traffic is often increased due to extra unused prefetch data. Prefetching in multiprocessors...