Sciweavers

1027 search results - page 174 / 206
» Ordered Vertex Partitioning
Sort
View
ERSA
2006
161views Hardware» more  ERSA 2006»
15 years 16 days ago
A Parametric Study of Scalable Interconnects on FPGAs
Abstract-- With the constantly increasing gate capacity of FPGAs, a single FPGA chip is able to employ large-scale applications. To connect a large number of computational nodes, N...
Daihan Wang, Hiroki Matsutani, Masato Yoshimi, Mic...
ERSA
2006
111views Hardware» more  ERSA 2006»
15 years 16 days ago
Promises and Pitfalls of Reconfigurable Supercomputing
Reconfigurable supercomputing (RSC) combines programmable logic chips with high performance microprocessors, all communicating over a high bandwidth, low latency interconnection n...
Maya Gokhale, Christopher Rickett, Justin L. Tripp...
DMDW
2003
134views Management» more  DMDW 2003»
15 years 15 days ago
Using Design Guidelines to Improve Data Warehouse Logical Design
Data Warehouse-(DW) logical design often start with a conceptual schema and then generates relational structures. Applying this approach implies to cope with two main aspects: (i) ...
Verónika Peralta, Raul Ruggia
72
Voted
WSCG
2004
142views more  WSCG 2004»
15 years 15 days ago
Collision Detection Using Polar Diagrams
In Computer Graphics, Collision Detection is considered a key problem with important applications in related areas. Several solutions have been proposed, but independently of the ...
Lidia M. Ortega, Francisco R. Feito, Clara I. Grim...
MIC
2003
116views Control Systems» more  MIC 2003»
15 years 15 days ago
On the Linear Quadratic Minimum-fuel Problem
E.I.Verriest and F.L.Lewis have presented in [1] a new method to approach the minimum-time control of linear continous-time systems avoiding the Bang-Bang control. Their method re...
H. Benazza, N. El Alami