619 search results - page 21 / 124 » Oversubscription on multicore processors |
101
click to vote
ACMMSP
2006
ACM
15 years 3 months ago
2006
ACM
This paper proposes and studies a distributed L2 cache management approach through page-level data to cache slice mapping in a future processor chip comprising many cores. L2 cach...
IPPS
2010
IEEE
14 years 7 months ago
2010
IEEE
Increasing the core-count on current and future processors is posing critical challenges to the memory subsystem to efficiently handle concurrent memory requests. The current tren...
ICS
2010
Tsinghua U.
14 years 8 months ago
2010
Tsinghua U.
Abstract—Power modeling based on performance monitoring counters (PMCs) has attracted the interest of many researchers since it become a quick approach to understand and analyse ...
102
click to vote
ASPLOS
2011
ACM
14 years 1 months ago
2011
ACM
Multicore processors have become ubiquitous in today’s systems, but exploiting the parallelism they offer remains difficult, especially for legacy application and applications ...
85
Voted
IPPS
2010
IEEE
14 years 7 months ago
2010
IEEE
Abstract--Loop tiling is an important compiler transformation used for enhancing data locality and exploiting coarsegrained parallelism. Tiled codes in which tile sizes are runtime...