Sciweavers

619 search results - page 60 / 124
» Oversubscription on multicore processors
Sort
View
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
15 years 6 months ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova
ICFP
2009
ACM
16 years 16 days ago
Runtime support for multicore Haskell
Purely functional programs should run well on parallel hardware because of the absence of side effects, but it has proved hard to realise this potential in practice. Plenty of pap...
Simon Marlow, Simon L. Peyton Jones, Satnam Singh
CISIS
2010
IEEE
15 years 6 months ago
Scalability Analysis of Progressive Alignment on a Multicore
—Sequence alignment is a fundamental instrument in Bioinformatics. In recent years, numerous proposals have been addressing the problem of accelerating this class of applications...
Sebastian Isaza, Friman Sánchez, Georgi Gay...
107
Voted
COMPGEOM
2009
ACM
15 years 6 months ago
Parallel geometric algorithms for multi-core computers
Computers with multiple processor cores using shared memory are now ubiquitous. In this paper, we present several parallel geometric algorithms that specifically target this envi...
Vicente H. F. Batista, David L. Millman, Sylvain P...
ISQED
2006
IEEE
101views Hardware» more  ISQED 2006»
15 years 5 months ago
Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs
As transistor counts keep increasing and clock frequencies rise, high power consumption is becoming one of the most important obstacles, preventing further scaling and performance...
Sri Hari Krishna Narayanan, Mahmut T. Kandemir, Oz...