2020 search results - page 350 / 404 » PAPER - Accelerating parallel evaluations of ROCS |
115
Voted
ISCA
1994
IEEE
15 years 5 months ago
1994
IEEE
This paper evaluates the tradeoffs involved in the design of the software-extended memory system of Alewife, a multiprocessor architecturethat implements coherentsharedmemorythrou...
125
Voted
ACSC
2004
IEEE
15 years 5 months ago
2004
IEEE
When modern processors keep increasing the instruction window size and the issue width to exploit more instruction-level parallelism (ILP), the demand of larger physical register ...
109
click to vote
FMICS
2006
Springer
15 years 5 months ago
2006
Springer
Abstract. The design flow of systems-on-a-chip (SoCs) identifies several abstraction levels higher than the Register-Transfer-Level that constitutes the input of the synthesis tool...
104
click to vote
EDBT
2010
ACM
15 years 4 months ago
2010
ACM
Suffix trees are indexing structures that enhance the performance of numerous string processing algorithms. In this paper, we propose cache-conscious suffix tree construction algo...
ACL
2008
15 years 3 months ago
2008
Paraphrase patterns are useful in paraphrase recognition and generation. In this paper, we present a pivot approach for extracting paraphrase patterns from bilingual parallel corp...