Sciweavers

339 search results - page 26 / 68
» PC Desktop Performance and Hardware Performance Counters
Sort
View
DATE
2002
IEEE
94views Hardware» more  DATE 2002»
15 years 4 months ago
A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering
In this paper, we present an efficient methodology to validate high performance algorithms and prototype them using reconfigurable hardware. We follow a strict topdown Hardware/So...
Klaus Buchenrieder, Andreas Pyttel, Alexander Sedl...
FCCM
2004
IEEE
175views VLSI» more  FCCM 2004»
15 years 3 months ago
A Flexible Hardware Encoder for Low-Density Parity-Check Codes
We describe a flexible hardware encoder for regular and irregular low-density parity-check (LDPC) codes. Although LDPC codes achieve achieve better performance and lower decoding ...
Dong-U Lee, Wayne Luk, Connie Wang, Christopher Jo...
ICMCS
2000
IEEE
90views Multimedia» more  ICMCS 2000»
15 years 4 months ago
Software Optimization of H.263 Video Encoder on Pentium Processor with MMX Technology
A key enabling technology for the prolikration of multima dia PC’s is the availability of fast video codeca, which are the basic building blocks of many new multimedia applicati...
Pohsiang Hsu, K. J. Ray Liu
ASPDAC
2000
ACM
83views Hardware» more  ASPDAC 2000»
15 years 4 months ago
Low-power design of sequential circuits using a quasi-synchronous derived clock
– This paper presents a novel circuit design technique to reduce the power dissipation in sequential circuits by generating a quasi-synchronous derived clock from the master cloc...
Xunwei Wu, Jian Wei, Massoud Pedram, Qing Wu
WWIC
2004
Springer
123views Communications» more  WWIC 2004»
15 years 5 months ago
Experimental Analysis of Heterogeneous Wireless Networks
Packet loss and delay in Internet degrade the quality of requested services like VoIP (Voice over IP) or Video Streaming. In novel network scenarios where wired and wireless connec...
Giulio Iannello, Antonio Pescapè, Giorgio V...