Sciweavers

339 search results - page 38 / 68
» PC Desktop Performance and Hardware Performance Counters
Sort
View
ACSAC
2006
IEEE
15 years 3 months ago
CryptoPage: An Efficient Secure Architecture with Memory Encryption, Integrity and Information Leakage Protection
Several secure computing hardware architectures using memory encryption and memory integrity checkers have been proposed during the past few years to provide applications with a t...
Guillaume Duc, Ronan Keryell
CSREAESA
2004
15 years 1 months ago
Approaches for Monitoring Vectors on Microprocessor Buses
This paper introduces two new methods for observing and recording the vectors that have been asserted on a bus. The first is a software approach that uses a novel data structure s...
Hector Arteaga, Hussain Al-Asaad
EGH
2009
Springer
14 years 9 months ago
Efficient stream compaction on wide SIMD many-core architectures
Stream compaction is a common parallel primitive used to remove unwanted elements in sparse data. This allows highly parallel algorithms to maintain performance over several proce...
Markus Billeter, Ola Olsson, Ulf Assarsson
MICRO
1999
IEEE
98views Hardware» more  MICRO 1999»
15 years 4 months ago
Instruction Fetch Mechanisms for Multipath Execution Processors
Branch mispredictions can have a major performance impact on high-performance processors. Multipath execution has recently been introduced to help limit the misprediction penaltie...
Artur Klauser, Dirk Grunwald
ANSS
2004
IEEE
15 years 3 months ago
Cache Simulation Based on Runtime Instrumentation for OpenMP Applications
To enable optimizations in memory access behavior of high performance applications, cache monitoring is a crucial process. Simulation of cache hardware is needed in order to allow...
Jie Tao, Josef Weidendorfer