Sciweavers

339 search results - page 42 / 68
» PC Desktop Performance and Hardware Performance Counters
Sort
View
MICRO
1997
IEEE
105views Hardware» more  MICRO 1997»
15 years 4 months ago
The Multicluster Architecture: Reducing Cycle Time Through Partitioning
The multicluster architecture that we introduce offers a decentralized, dynamically-scheduled architecture, in which the register files, dispatch queue, and functional units of t...
Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvon...
ICC
2007
IEEE
145views Communications» more  ICC 2007»
15 years 6 months ago
Click on a Cluster: A Viable Approach to Scale Software-Based Routers
—Extensible software-based routers running on commodity off-the-shelf hardware and open-source operating systems have been motivated by the progress in hardware technologies and ...
Qinghua Ye, Mike H. MacGregor
PDP
2010
IEEE
15 years 6 months ago
Lessons Learnt Porting Parallelisation Techniques for Irregular Codes to NUMA Systems
—This work presents a study undertaken to characterise the behaviour of some parallelisation techniques for irregular codes, previously developed for SMP architectures, on a seve...
Juan Angel Lorenzo, Juan Carlos Pichel, David LaFr...
ISCAS
2007
IEEE
158views Hardware» more  ISCAS 2007»
15 years 6 months ago
Adaptive Low/High Voltage Swing CMOS Driver for On-Chip Interconnects
Abstract— This paper reports the design of a high performance, adaptive low/high swing CMOS driver circuit (mj–driver) suitable for driving of global interconnects with large c...
José C. García, Juan A. Montiel-Nels...
MOBICOM
2006
ACM
15 years 5 months ago
Using packet probes for available bandwidth estimation: a wireless testbed experience
Evaluating available bandwidth estimation methods requires a malleable MAC protocol implementation, precise MAC layer packet timing measurements, and the ability to create control...
Mesut Ali Ergin, Marco Gruteser