Sciweavers

66 search results - page 14 / 14
» Packet Delay-Aware Scheduling in Input Queued Switches
Sort
View
INFOCOM
2002
IEEE
13 years 11 months ago
Fair Scheduling and Buffer Management in Internet Routers
Abstract—Input buffered switch architecture has become attractive for implementing high performance routers and expanding use of the Internet sees an increasing need for quality ...
Nan Ni, Laxmi N. Bhuyan