Sciweavers

214 search results - page 24 / 43
» Packet Reordering in Network Processors
Sort
View
SIGMETRICS
1990
ACM
129views Hardware» more  SIGMETRICS 1990»
15 years 1 months ago
An Analytical Model of Multistage Interconnection Networks
Multiprocessors require an interconnection network to connect processors with memory modules. The performance of the interconnection network can have a large effect upon overall s...
Darryl L. Willick, Derek L. Eager
IMC
2010
ACM
14 years 7 months ago
High speed network traffic analysis with commodity multi-core systems
Multi-core systems are the current dominant trend in computer processors. However, kernel network layers often do not fully exploit multi-core architectures. This is due to issues...
Francesco Fusco, Luca Deri
RAID
2005
Springer
15 years 3 months ago
Towards Software-Based Signature Detection for Intrusion Prevention on the Network Card
Abstract. CardGuard is a signature detection system for intrusion detection and prevention that scans the entire payload of packets for suspicious patterns and is implemented in so...
Herbert Bos, Kaiming Huang
ANCS
2009
ACM
14 years 7 months ago
SANS: a scalable architecture for network intrusion prevention with stateful frontend
Inline stateful and deep inspection for intrusion prevention is becoming more challenging due to the increase in both the volume of network traffic and the complexity of the analy...
Fei He, Yaxuan Qi, Yibo Xue, Jun Li
85
Voted
IPPS
2006
IEEE
15 years 3 months ago
Compiler assisted dynamic management of registers for network processors
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
R. Collins, Fernando Alegre, Xiaotong Zhuang, Sant...