214 search results - page 27 / 43 » Packet Reordering in Network Processors |
148
click to vote
MICRO
2009
IEEE
16 years 20 hour ago
2009
IEEE
Network-on-Chips (NoCs) are likely to become a critical shared resource in future many-core processors. The challenge is to develop policies and mechanisms that enable multiple ap...
129
click to vote
SPLST
2003
15 years 6 months ago
2003
Abstract. In this paper we present an all-optical network architecture and a systolic routing protocol for it. The sparse optical torus network consists of an n×n torus, where pro...
187
click to vote
ERSA
2010
15 years 3 months ago
2010
Interconnect architecture is a primary research issue for emerging many-core processors. Packet switched Networks-on-Chip (NoCs) are considered key to success but since they delive...
181
Voted
TON
2010
15 years 2 days ago
2010
This paper presents Interleaved Stratified Timer Wheels as a novel priority queue data structure for traffic shaping and scheduling in packet-switched networks. The data structure ...
123
click to vote
TC
2008
15 years 5 months ago
2008
Component failures and planned component replacements cause changes in the topology and routing paths supplied by the interconnection network of a parallel processor system over ti...