214 search results - page 27 / 43 » Packet Reordering in Network Processors |
MICRO
2009
IEEE
15 years 4 months ago
2009
IEEE
Network-on-Chips (NoCs) are likely to become a critical shared resource in future many-core processors. The challenge is to develop policies and mechanisms that enable multiple ap...
74
Voted
SPLST
2003
14 years 11 months ago
2003
Abstract. In this paper we present an all-optical network architecture and a systolic routing protocol for it. The sparse optical torus network consists of an n×n torus, where pro...
112
click to vote
ERSA
2010
14 years 7 months ago
2010
Interconnect architecture is a primary research issue for emerging many-core processors. Packet switched Networks-on-Chip (NoCs) are considered key to success but since they delive...
105
click to vote
TON
2010
14 years 4 months ago
2010
This paper presents Interleaved Stratified Timer Wheels as a novel priority queue data structure for traffic shaping and scheduling in packet-switched networks. The data structure ...
63
Voted
TC
2008
14 years 9 months ago
2008
Component failures and planned component replacements cause changes in the topology and routing paths supplied by the interconnection network of a parallel processor system over ti...