Sciweavers

214 search results - page 7 / 43
» Packet Reordering in Network Processors
Sort
View
LCN
2005
IEEE
15 years 3 months ago
Implementation and Performance Analysis of a Packet Scheduler on a Programmable Network Processor
— The problem of achieving fairness in the allocation of the bandwidth resource on a link shared by multiple flows of traffic has been extensively researched over the last deca...
Fariza Sabrina, Salil S. Kanhere, Sanjay Jha
EUROPAR
2009
Springer
15 years 1 months ago
A Buffer Space Optimal Solution for Re-establishing the Packet Order in a MPSoC Network Processor
We consider a multi-processor system-on-chip destined for streaming applications. An application is composed of one input and one output queue and in-between, several levels of ide...
Daniela Genius, Alix Munier Kordon, Khouloud Zine ...
CASES
2006
ACM
15 years 1 months ago
High-performance packet classification algorithm for many-core and multithreaded network processor
Packet classification is crucial for the Internet to provide more value-added services and guaranteed quality of service. Besides hardware-based solutions, many software-based cla...
Duo Liu, Bei Hua, Xianghui Hu, Xinan Tang
ARCS
2008
Springer
14 years 11 months ago
A Hardware Packet Re-Sequencer Unit for Network Processors
Michael Meitinger, Rainer Ohlendorf, Thomas Wild, ...
TECS
2008
68views more  TECS 2008»
14 years 9 months ago
High-performance packet classification algorithm for multithreaded IXP network processor
Duo Liu, Zheng Chen, Bei Hua, Nenghai Yu, Xinan Ta...