Sciweavers

145 search results - page 19 / 29
» Parallel Global Routing Algorithms for Standard Cells
Sort
View
ISVLSI
2007
IEEE
150views VLSI» more  ISVLSI 2007»
15 years 4 months ago
Minimum-Congestion Placement for Y-interconnects: Some studies and observations
— Y -interconnects for VLSI chips are based on the use of global and semi-global wiring in only 0◦ , 60◦ , and 120◦ . Though X-interconnects are fast replacing the traditio...
Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, Pa...
ASPDAC
2006
ACM
116views Hardware» more  ASPDAC 2006»
15 years 3 months ago
A robust detailed placement for mixed-size IC designs
— The rapid increase in IC design complexity and wide-spread use of intellectual-property (IP) blocks have made the so-called mixed-size placement a very important topic in recen...
Jason Cong, Min Xie
EGH
2003
Springer
15 years 2 months ago
Photon mapping on programmable graphics hardware
We present a modified photon mapping algorithm capable of running entirely on GPUs. Our implementation uses breadth-first photon tracing to distribute photons using the GPU. The...
Timothy J. Purcell, Craig Donner, Mike Cammarano, ...
GLVLSI
2009
IEEE
128views VLSI» more  GLVLSI 2009»
15 years 1 months ago
Impact of lithography-friendly circuit layout
Current lithography techniques use a light wavelength of 193nm to print sub-65nm features. This introduces process variations which cause mismatches between desired and actual waf...
Pratik J. Shah, Jiang Hu
CCGRID
2005
IEEE
15 years 3 months ago
n-Cycle: a set of algorithms for task distribution on a commodity grid
— The global internet is rich in commodity resources but scarce in specialized resources. We argue that a grid framework can achieve better performance if it separates management...
Ladislau Bölöni, Damla Turgut, Dan C. Ma...