Sciweavers

5588 search results - page 155 / 1118
» Parallel Implementation of Bags
Sort
View
ISCAS
2005
IEEE
124views Hardware» more  ISCAS 2005»
15 years 3 months ago
Parallel FFT computation with a CDMA-based network-on-chip
— Fast Fourier transform (FFT) algorithms are used in a wide variety of digital signal processing applications and many of these require high-performance parallel implementations...
Daewook Kim, Manho Kim, Gerald E. Sobelman
IEEECIT
2010
IEEE
14 years 8 months ago
Scaling the iHMM: Parallelization versus Hadoop
—This paper compares parallel and distributed implementations of an iterative, Gibbs sampling, machine learning algorithm. Distributed implementations run under Hadoop on facilit...
Sebastien Bratieres, Jurgen Van Gael, Andreas Vlac...
IPPS
1999
IEEE
15 years 2 months ago
The Characterization of Data-Accumulating Algorithms
A data-accumulating algorithm (d-algorithm for short) works on an input considered as a virtually endless stream. The computation terminates when all the currently arrived data ha...
Stefan D. Bruda, Selim G. Akl
DAMON
2008
Springer
14 years 12 months ago
Data partitioning on chip multiprocessors
Partitioning is a key database task. In this paper we explore partitioning performance on a chip multiprocessor (CMP) that provides a relatively high degree of on-chip thread-leve...
John Cieslewicz, Kenneth A. Ross
ICPP
2006
IEEE
15 years 4 months ago
Designing Multithreaded Algorithms for Breadth-First Search and st-connectivity on the Cray MTA-2
stractions are extensively used to understand and solve challenging computational problems in various scientific and engineering domains. They have particularly gained prominence...
David A. Bader, Kamesh Madduri