5588 search results - page 897 / 1118 » Parallel Implementation of Bags |
235
Voted
PROCEDIA
2011
14 years 6 months ago
2011
Two decades of microprocessor architecture driven by quantitative 90/10 optimization has delivered an extraordinary 1000-fold improvement in microprocessor performance, enabled by...
142
Voted
CLUSTER
2011
IEEE
14 years 3 months ago
2011
IEEE
—Atomic operations are important building blocks in supporting general-purpose computing on graphics processing units (GPUs). For instance, they can be used to coordinate executi...
125
Voted
ISCA
2006
IEEE
15 years 9 months ago
2006
IEEE
The physical layer of most wireless protocols is traditionally implemented in custom hardware to satisfy the heavy computational requirements while keeping power consumption to a ...
149
click to vote
CODES
2005
IEEE
15 years 9 months ago
2005
IEEE
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
133
click to vote
MICRO
2005
IEEE
15 years 9 months ago
2005
IEEE
Until recently, a steadily rising clock rate and other uniprocessor microarchitectural improvements could be relied upon to consistently deliver increasing performance for a wide ...