5553 search results - page 375 / 1111 » Parallel Implementation of Sch |
144
click to vote
HPDC
2010
IEEE
15 years 6 months ago
2010
IEEE
MapReduce programming model has simplified the implementation of many data parallel applications. The simplicity of the programming model and the quality of services provided by m...
184
click to vote
ICLP
2011
Springer
14 years 8 months ago
2011
Springer
Parallel implementations of programming languages need to control synchronization overheads. Synchronization is essential for ensuring the correctness of parallel code, yet it add...
216
click to vote
ASAP
2011
IEEE
2011
IEEE
High-throughput Contention-Free concurrent interleaver architecture for multi-standard turbo decoder
14 years 4 months ago
—To meet the higher data rate requirement of emerging wireless communication technology, numerous parallel turbo decoder architectures have been developed. However, the interleav...
138
click to vote
CGO
2008
IEEE
15 years 11 months ago
2008
IEEE
In recent years, the microprocessor industry has embraced chip multiprocessors (CMPs), also known as multi-core architectures, as the dominant design paradigm. For existing and ne...
159
Voted
PDP
2009
IEEE
15 years 11 months ago
2009
IEEE
Abstract—Execution of applications on upcoming highperformance computing (HPC) systems introduces a variety of new challenges and amplifies many existing ones. These systems will...