Sciweavers

2756 search results - page 311 / 552
» Parallel Mesh Generation
Sort
View
120
Voted
ICPPW
2009
IEEE
15 years 10 months ago
Evaluation of Existing Schedulability Tests for Global EDF
—The increasing attention on global scheduling algorithms for identical multiprocessor platforms produced different, independently developed, schedulability tests. However, the e...
Marko Bertogna
ISPAN
2009
IEEE
15 years 10 months ago
Vector Bank Based Multimedia Codec System-on-a-Chip (SoC) Design
—In this paper, we present a design architecture of implementing a ”Vector Bank” into video encoder system, namely, an H.264 encoder, in order to detect and analyze the movin...
Ruei-Xi Chen, Wei Zhao, Jeffrey Fan, Asad Davari
DCOSS
2009
Springer
15 years 9 months ago
Combining Positioning and Communication Using UWB Transceivers
A new generation of ultra wideband (UWB) communication transceivers are becoming available which support both positioning and communication tasks. Transceiver manufacturers envisio...
Paul Alcock, Utz Roedig, Mike Hazas
ASAP
2008
IEEE
96views Hardware» more  ASAP 2008»
15 years 9 months ago
Integer and floating-point constant multipliers for FPGAs
Reconfigurable circuits now have a capacity that allows them to be used as floating-point accelerators. They offer massive parallelism, but also the opportunity to design optimi...
Nicolas Brisebarre, Florent de Dinechin, Jean-Mich...
149
Voted
IPPS
2008
IEEE
15 years 9 months ago
Immersive real-time large-scale network simulation: A research summary
Immersive real-time large-scale network simulation is a technique that supports simulation of large-scale networks to interact with real implementations of network protocols, netw...
Jason Liu