3660 search results - page 551 / 732 » Parallel Program Archetypes |
180
click to vote
ICPP
2003
IEEE
15 years 11 months ago
2003
IEEE
Hardware prefetching is a simple and effective technique for hiding cache miss latency and thus improving the overall performance. However, it comes with addition of prefetch buff...
174
click to vote
ICPP
2003
IEEE
15 years 11 months ago
2003
IEEE
Automatic optimization of address offset assignment for DSP applications, which reduces the number of address arithmetic instructions to meet the tight memory size restrictions an...
216
click to vote
IEEEAMS
2003
IEEE
15 years 11 months ago
2003
IEEE
Selection of the most suitable nodes on a network to execute a parallel application requires matching the network status to the application requirements. We propose and validate a...
176
click to vote
IPPS
2003
IEEE
15 years 11 months ago
2003
IEEE
We have developed a new algorithm that allows the exhaustive determination of words of up to 12 nucleotides in DNA sequences. It is fast enough as to be used at a genomic scale ru...
124
click to vote
IPPS
2003
IEEE
15 years 11 months ago
2003
IEEE
In this paper, we overview general hardware architecture and a programming model of SRC-6ETM reconfigurable computers, and compare the performance of the SRC-6E machine vs. IntelÂ...