Sciweavers

3660 search results - page 581 / 732
» Parallel Program Archetypes
Sort
View
157
Voted
GLVLSI
2007
IEEE
154views VLSI» more  GLVLSI 2007»
16 years 20 days ago
A design kit for a fully working shared memory multiprocessor on FPGA
This paper presents a framework to design a shared memory multiprocessor on a programmable platform. We propose a complete flow, composed by a programming model and a template ar...
Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...
IEEEPACT
2007
IEEE
16 years 19 days ago
A Loop Correlation Technique to Improve Performance Auditing
Performance auditing is an online optimization strategy that empirically measures the effectiveness of an optimization on a particular code region. It has the potential to greatly...
Jeremy Lau, Matthew Arnold, Michael Hind, Brad Cal...
IPCCC
2007
IEEE
16 years 19 days ago
Application Insight Through Performance Modeling
Tuning the performance of applications requires understanding the interactions between code and target architecture. This paper describes a performance modeling approach that not ...
Gabriel Marin, John M. Mellor-Crummey
ISCA
2007
IEEE
208views Hardware» more  ISCA 2007»
16 years 19 days ago
Core fusion: accommodating software diversity in chip multiprocessors
This paper presents core fusion, a reconfigurable chip multiprocessor (CMP) architecture where groups of fundamentally independent cores can dynamically morph into a larger CPU, ...
Engin Ipek, Meyrem Kirman, Nevin Kirman, Jos&eacut...
ISCAS
2007
IEEE
90views Hardware» more  ISCAS 2007»
16 years 18 days ago
Synthesis of Wideband Linear-Phase FIR Filters with a Piecewise-Polynomial-Sinusoidal Impulse Response
— A method is presented to synthesize wideband linear-phase FIR filters with a piecewise-polynomial-sinusoidal impulse response. The proposed method is based on merging the earl...
Raija Lehto, Tapio Saramäki, Olli Vainio