Sciweavers

1075 search results - page 112 / 215
» Parallel Programming with Transactional Memory
Sort
View
ISCA
1990
IEEE
186views Hardware» more  ISCA 1990»
15 years 8 months ago
Adaptive Software Cache Management for Distributed Shared Memory Architectures
An adaptive cache coherence mechanism exploits semantic information about the expected or observed access behavior of particular data objects. We contend that, in distributed shar...
John K. Bennett, John B. Carter, Willy Zwaenepoel
ICNC
2005
Springer
15 years 10 months ago
Parallel Genetic Algorithms on Programmable Graphics Hardware
Abstract. Parallel genetic algorithms are usually implemented on parallel machines or distributed systems. This paper describes how finegrained parallel genetic algorithms can be ...
Qizhi Yu, Chongcheng Chen, Zhigeng Pan
ICPR
2000
IEEE
15 years 9 months ago
Transparent Parallel Image Processing by way of a Familiar Sequential API
This paper describes an infrastructure that enables transparent development of image processing software for parallel computers. The infrastructure’s main component is an image ...
Frank J. Seinstra, Dennis Koelma
EUROPAR
2001
Springer
15 years 9 months ago
A Software Architecture for User Transparent Parallel Image Processing on MIMD Computers
Abstract. This paper describes a software architecture that allows image processing researchers to develop parallel applications in a transparent manner. The architecture’s main ...
Frank J. Seinstra, Dennis Koelma, Jan-Mark Geusebr...
DDECS
2006
IEEE
94views Hardware» more  DDECS 2006»
15 years 11 months ago
A System for Transforming an ANSI C Code with OpenMP Directives into a SystemC Description
Abstract— In this paper, we describe a system for transforming a code given in ANSI C into an equivalent SystemC description. In order to synthesize parallel C codes into hardwar...
Piotr Dziurzanski, W. Bielecki, Konrad Trifunovic,...