1075 search results - page 38 / 215 » Parallel Programming with Transactional Memory |
241
click to vote
POPL
2006
ACM
16 years 2 months ago
2006
ACM
The movement to multi-core processors increases the need for simpler, more robust parallel programming models. Atomic sections have been widely recognized for their ease of use. T...
147
Voted
IPPS
2008
IEEE
15 years 8 months ago
2008
IEEE
The advent of multicore processors requires mainstream concurrent programming languages with high level concurrency constructs and effective debugging techniques. Unfortunately, m...
PPOPP
2003
ACM
15 years 7 months ago
2003
ACM
In an intelligent memory architecture, the main memory of a computer is enhanced with many simple processors. The result is a highly-parallel, heterogeneous machine that is able t...
122
click to vote
EUROPAR
2006
Springer
15 years 6 months ago
2006
Springer
Stand-alone threading libraries lack sophisticated memory management techniques. In this paper, we present a methodology that allows threading libraries that implement non-preempti...
160
click to vote
PPOPP
2011
ACM
14 years 5 months ago
2011
ACM
We describe two novel constructs for programming parallel machines with multi-level memory hierarchies: call-up, which allows a child task to invoke computation on its parent, and...