1075 search results - page 87 / 215 » Parallel Programming with Transactional Memory |
132
click to vote
IPPS
1994
IEEE
15 years 8 months ago
1994
IEEE
A parallel transputer-based emulator has been developed to evaluate the DDM--ahighlyparallel virtual shared memory architecture. The emulator provides performance results of a har...
241
Voted
ASPLOS
2009
ACM
16 years 5 months ago
2009
ACM
Current shared memory multicore and multiprocessor systems are nondeterministic. Each time these systems execute a multithreaded application, even if supplied with the same input,...
154
click to vote
ICPP
2008
IEEE
15 years 11 months ago
2008
IEEE
On systems with multi-core processors, the memory access scheduling scheme plays an important role not only in utilizing the limited memory bandwidth but also in balancing the pro...
165
click to vote
FPGA
2007
ACM
15 years 11 months ago
2007
ACM
Chip-multiprocessors are quickly gaining momentum in all segments of computing. However, the practical success of CMPs strongly depends on addressing the difficulty of multithread...
141
click to vote
CCGRID
2005
IEEE
15 years 10 months ago
2005
IEEE
This paper proposes a View-Oriented Update Protocol with Integrated Diff for efficient implementation of a View-based Consistency model which supports a novel View-Oriented Paral...