Sciweavers

462 search results - page 64 / 93
» Parallel algorithm for hardware implementation of inverse ha...
Sort
View
DATE
2010
IEEE
190views Hardware» more  DATE 2010»
15 years 2 months ago
Ultra-high throughput string matching for Deep Packet Inspection
Deep Packet Inspection (DPI) involves searching a packet's header and payload against thousands of rules to detect possible attacks. The increase in Internet usage and growing...
Alan Kennedy, Xiaojun Wang, Zhen Liu, Bin Liu
ETS
2007
IEEE
94views Hardware» more  ETS 2007»
15 years 4 months ago
An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy
An efficient on-chip infrastructure for memory test and repair is crucial to enhance yield and availability of SoCs. Therefore embedded memories are commonly equipped with spare r...
Philipp Öhler, Sybille Hellebrand, Hans-Joach...
CAV
2005
Springer
133views Hardware» more  CAV 2005»
15 years 3 months ago
On Statistical Model Checking of Stochastic Systems
Statistical methods to model check stochastic systems have been, thus far, developed only for a sublogic of continuous stochastic logic (CSL) that does not have steady state operat...
Koushik Sen, Mahesh Viswanathan, Gul Agha
DAC
2010
ACM
15 years 29 days ago
Efficient fault simulation on many-core processors
Fault simulation is essential in test generation, design for test and reliability assessment of integrated circuits. Reliability analysis and the simulation of self-test structure...
Michael A. Kochte, Marcel Schaal, Hans-Joachim Wun...
DATE
2006
IEEE
88views Hardware» more  DATE 2006»
15 years 3 months ago
Temporal partitioning for image processing based on time-space complexity in reconfigurable architectures
Temporal partitioning techniques are useful to implement large and complex applications, which can be split into partitions in FPGA devices. In order to minimize resources, each o...
Paulo Sérgio B. do Nascimento, Manoel Euseb...