284 search results - page 29 / 57 » Parallel buffers for chip multiprocessors |
IEEEPACT
2002
IEEE
15 years 2 months ago
2002
IEEE
Energy efficiency in microarchitectures has become a necessity. Significant dynamic energy savings can be realized for adaptive storage structures such as caches, issue queues, ...
IPPS
2003
IEEE
15 years 2 months ago
2003
IEEE
The efficient solution of large systems of linear equations represented by sparse matrices appears in many tasks. LU factorization followed by backward and forward substitutions i...
DEBS
2009
ACM
15 years 4 months ago
2009
ACM
Event processing systems are a promising technology for enterprise-scale applications. However, achieving scalability yet maintaining high performance is a challenging problem. Th...
109
click to vote
CSC
2010
14 years 7 months ago
2010
Emergence of chip multiprocessor systems has dramatically increased the performance potential of computer systems. Since the amount of exploited parallelism is directly influenced ...
69
Voted
DAC
2009
ACM
15 years 4 months ago
2009
ACM
It is unknown how to include stochastic process variation into fast-multipole-method (FMM) for a full chip capacitance extraction. This paper presents a parallel FMM extraction us...