Sciweavers

16159 search results - page 3007 / 3232
» Parallel computing with CUDA
Sort
View
HOTI
2005
IEEE
15 years 7 months ago
Design of Randomized Multichannel Packet Storage for High Performance Routers
High performance routers require substantial amounts of memory to store packets awaiting transmission, requiring the use of dedicated memory devices with the density and capacity ...
Sailesh Kumar, Patrick Crowley, Jonathan S. Turner
HOTI
2005
IEEE
15 years 7 months ago
Addressing Queuing Bottlenecks at High Speeds
Modern routers and switch fabrics can have hundreds of input and output ports running at up to 10 Gb/s; 40 Gb/s systems are starting to appear. At these rates, the performance of ...
Sailesh Kumar, Jonathan S. Turner, Patrick Crowley
ICPADS
2005
IEEE
15 years 7 months ago
A Hybrid Web Server Architecture for e-Commerce Applications
The performance of an e-commerce application can be measured according to technical metrics but also following business indicators. The revenue obtained by a commercial web applic...
David Carrera, Vicenç Beltran, Jordi Torres...
ICPADS
2005
IEEE
15 years 7 months ago
An Evaluation Mechanism for QoS Management in Wireless Systems
The evaluation of QoS requirements is one of the critical functions that span both the design and the run-time phases of QoS management. This paper presents an architecture for Qo...
Behzad Bordbar, Rachid Anane, Kozo Okano
ICPADS
2005
IEEE
15 years 7 months ago
Universal Routing in Distributed Networks
We show that universal routing can be achieved with low overhead in distributed networks. The validity of our results rests on a new network called the fat-stack. We show that fro...
Kevin F. Chen, Edwin Hsing-Mean Sha, Bin Xiao
« Prev « First page 3007 / 3232 Last » Next »