Sciweavers

16159 search results - page 3043 / 3232
» Parallel computing with CUDA
Sort
View
IEEEPACT
2003
IEEE
15 years 7 months ago
Picking Statistically Valid and Early Simulation Points
Modern architecture research relies heavily on detailed pipeline simulation. Simulating the full execution of an industry standard benchmark can take weeks to months to complete. ...
Erez Perelman, Greg Hamerly, Brad Calder
IEEEPACT
2003
IEEE
15 years 7 months ago
Reducing Datapath Energy through the Isolation of Short-Lived Operands
We present a technique for reducing the power dissipation in the course of writebacks and committments in a datapath that uses a dedicated architectural register file (ARF) to hol...
Dmitry Ponomarev, Gurhan Kucuk, Oguz Ergin, Kanad ...
101
Voted
IEEEPACT
2003
IEEE
15 years 7 months ago
Resolving Register Bank Conflicts for a Network Processor
This paper discusses a register bank assignment problem for a popular network processor--Intel's IXP. Due to limited data paths, the network processor has a restriction that ...
Xiaotong Zhuang, Santosh Pande
ISORC
2003
IEEE
15 years 7 months ago
Integrating COTS Software Components into Dependable Software Architectures
sents some concluding remarks and discusses future work. This paper considers the problem of integrating commercial off-the-shelf (COTS) software components into systems with high ...
Paulo Asterio de Castro Guerra, Alexander B. Roman...
ISORC
2003
IEEE
15 years 7 months ago
Enhancing Time Triggered Scheduling with Value Based Overload Handling and Task Migration
Time triggered methods provide deterministic behaviour suitable for critical real-time systems. They perform less favourably, however, if the arrival times of some activities are ...
Jan Carlson, Tomas Lennvall, Gerhard Fohler
« Prev « First page 3043 / 3232 Last » Next »