Sciweavers

16159 search results - page 3068 / 3232
» Parallel computing with CUDA
Sort
View
128
Voted
FPGA
2008
ACM
163views FPGA» more  FPGA 2008»
15 years 3 months ago
TORCH: a design tool for routing channel segmentation in FPGAs
A design tool for routing channel segmentation in islandstyle FPGAs is presented. Given the FPGA architecture parameters and a set of benchmark designs, the tool optimizes routing...
Mingjie Lin, Abbas El Gamal
FPL
2008
Springer
122views Hardware» more  FPL 2008»
15 years 3 months ago
Mining Association Rules with systolic trees
Association Rules Mining (ARM) algorithms are designed to find sets of frequently occurring items in large databases. ARM applications have found their way into a variety of field...
Song Sun, Joseph Zambreno
97
Voted
ACL
2008
15 years 3 months ago
Pivot Approach for Extracting Paraphrase Patterns from Bilingual Corpora
Paraphrase patterns are useful in paraphrase recognition and generation. In this paper, we present a pivot approach for extracting paraphrase patterns from bilingual parallel corp...
Shiqi Zhao, Haifeng Wang, Ting Liu, Sheng Li
ERSA
2007
177views Hardware» more  ERSA 2007»
15 years 3 months ago
Energy-Aware System Synthesis for Reconfigurable Chip Multiprocessors
- Even though state-of-the-art FPGAs present new opportunities in exploring low-cost high-performance architectures for floating-point scientific applications, they also pose serio...
Xiaofang Wang, Sotirios G. Ziavras, Jie Hu
EMNLP
2008
15 years 3 months ago
Online Large-Margin Training of Syntactic and Structural Translation Features
Minimum-error-rate training (MERT) is a bottleneck for current development in statistical machine translation because it is limited in the number of weights it can reliably optimi...
David Chiang, Yuval Marton, Philip Resnik
« Prev « First page 3068 / 3232 Last » Next »