Sciweavers

831 search results - page 100 / 167
» Parallel error correcting codes
Sort
View
150
Voted
IJPP
2000
94views more  IJPP 2000»
15 years 4 months ago
Path Analysis and Renaming for Predicated Instruction Scheduling
Increases in instruction level parallelism are needed to exploit the potential parallelism available in future wide issue architectures. Predicated execution is an architectural m...
Lori Carter, Beth Simon, Brad Calder, Larry Carter...
147
Voted
APSEC
2005
IEEE
15 years 10 months ago
Tool Support for Invariant Based Programming
— Invariant based programming is an approach to program construction where we provide the program pre- and postconditions as well as loop invariants before we construct the code ...
Ralph-Johan Back, Magnus Myreen
ICIP
2006
IEEE
16 years 6 months ago
Parity-Object Embedded Streaming for Synthetic Graphics
This paper proposes an object-oriented approach for streaming synthetic graphic contents over a packet-erasure channel. Graphic objects such as geometric meshes and texture images...
Dihong Tian, Ghassan Alregib
123
Voted
DATE
2006
IEEE
121views Hardware» more  DATE 2006»
15 years 10 months ago
Analysis of the impact of bus implemented EDCs on on-chip SSN
In this paper we analyze the impact of error detecting codes, implemented on an on-chip bus, on the on-chip simultaneous switching noise (SSN). First, we analyze in detail how SSN...
Daniele Rossi, Carlo Steiner, Cecilia Metra
ASPLOS
2009
ACM
16 years 5 months ago
Commutativity analysis for software parallelization: letting program transformations see the big picture
Extracting performance from many-core architectures requires software engineers to create multi-threaded applications, which significantly complicates the already daunting task of...
Farhana Aleen, Nathan Clark